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This thesis focuses on the model-based methodology for designing a protection
scheme for shipboard power system(SPS) based on instantaneous overcurrent digital
relays. To achieve this, an instantaneous overcurrent relay model is first developed in
MATLAB/Simulink. Then, the Simulink model is downloaded to the DSP-based
platform dSPACE, which runs the Simulink model in real-time, to perform hardware-inthe-loop testing (HIL). Thus, through the dSPACE hardware, the proposed relay model is
tested for various fault conditions in three HIL platforms. Different electromagnetic
transient real-time digital simulators are used to simulate the SPS, to which protection is
provided through the relay modeled in dSPACE. Testing results show that the developed
model can work with different real-time platforms, and that in contrast to a commercial
relay, the developed relay model has increased flexibility because settings such as reclose
delay and pickup value can be changed online.
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CHAPTER I
INTRODUCTION

1.1

Overview of the Problem
Shipboard power systems (SPS) are three-phase power systems, which include

generators, cables, switchboards, load centers, circuit breakers and loads. Three-phase
generators are delta-connected in a ring configuration through generator switchboards [1].
Circuit breakers are used at different locations in the system to isolate faulted generators,
distribution systems and loads in order to protect un-faulted parts.
The power system in an electric ship should be stable and reliable enough so as to
ensure that the ship has better fight-through capability and has increased fault
invulnerability. This suggests that the power system should be reconfigured or
dynamically adapted to provide the best service to shipboard systems. In other words, the
power system should be reconfigured to ensure energy is supplied to the critical
shipboard systems that are not damaged.
The protection system is designed to minimize the effects of faults on the SPS,
which present challenges, such as increased fault vulnerability and lack of electrical
ground in the system. After the power system reconfiguration, the complementary and
ancillary parts, which include relays and other protection devices, should be updated to

1

the new power systems topology to ensure continued protection of the SPS. Therefore,
the development of advanced digital protection devices for SPS is required.

1.2

Power System Protection
The protection scheme for a SPS needs to be reliable to minimize the effects of

faults on the ship and maximize its survivability [2]. The five basic facets for the
protection are reliability, electivity, speed of operation, simplicity and economics [3].
Faults in power systems are random and unavoidable events due to system overvoltage
caused by lightning or switching surges, misoperation due to human error and equipment
failure. In general, protection principles can be classified as generator protection, bus
protection, transformer protection, line protection, and motor protection [3].
Protection systems include three basic components: transformers, relays and
circuit breakers. The IEEE defines a relay as “a device whose function is to detect
defective lines or apparatus or other power system conditions of an abnormal or
dangerous nature and to initiate appropriate control action”[4]. A relay is critical to
satisfactory operation: may not be necessary in normal situation, but is very important
when faults appear in power systems. According to performance characteristics, relays
can be classified as overcurrent, directional overcurrent, inverse time, distance, reactance,
phase, phase comparison, undervoltage, overvoltage, high-speed, and slow-speed. [3]
According to the input, relays are classified as current, voltage, power frequency, and
temperature relays. Those classified by operating principle include electromechanical,
solid-state, digital, percentage differential, multirestraint, and product units. [3]

2

One hundred years ago, electromechanical relays were widely used in protection
systems. The electromechanical relay consisted of plungers, balanced-beams, induction
discs or cups. [5] These relays work based on mechanical principles. For terrestrial power
systems, they are stable and robust, but they need a large amount of energy to operate and
need more space because of the large size. Another type of relay is a solid-state relay,
which works like an electromechanical relay. Solid-state relays do not have any moving
components. Instead, they are composed of purely electronic devices. Although these
relays can respond faster than electromechanical relay, transients may falsely trigger
them.
Today, computer digital relays are preferred in protecting application in terrestrial
and shipboard power systems. Recently, the evolution of computers over the intervening
years has been so rapid that algorithmic sophistication demanded by the relaying
programs has finally found a correspondence in the speed and economic of the modern
microcomputer. [6] The benefits of the digital relays include cost, improved reliability,
monitoring capability, flexibility and better selectivity. The digital computer can be
programmed to monitor and perform several functions after it has input signals, therefore
it is easy for digital relay to measuring flows in transmission and distribution lines and
controlling the circuit breakers. With the development of the computer, digital relaying
will become more powerful.

3

1.3

Contributions
This thesis focuses on the model-based methodology for designing an

instantaneous overcurrent digital relay for a SPS protection scheme. The work steps are
shown in Figure 1.1.

Figure 1.1
Work Steps

An instantaneous overcurrent relay model is developed according to the
requirements of the shipboard power system. Using general simulation software, such as
MATLAB and VTB, the SPS protection system is tested for functionality and model
correctness. These simulations are performed in non-real-time because both the relay and
the power system models are software representations of the actual systems. In Figure 1.1,
step one depicts this process.
In contrast with general simulation software, real-time digital simulators have the
ability to replicate exact real time operational conditions and fill the gap between
4

simulation and practical work conditions. In order to test a proposed model, a hardwarein-the-loop testing platform is set up to test the new relay mode. Real-time hardware-inthe-loop (HIL) simulation refers to a simulated system in which a mathematical or
empirical model has been replaced with an actual physical component [8]. The purpose of
the development of real-time HIL simulation is to test various hardware designs prior to
actual hardware construction and on-the-field testing.
The Real Time Digital Simulator (RTDS) [7] is a powerful digital simulation
platform for the analysis and visualization of power system electromagnetic transients. In
step two of this work, RSCAD (RTDS software package) was used to model the entire
power system for comparison purposes. The power system was modeled using an
electromagnetic transient real-time digital simulator RTDS. The protective device was
downloaded to a dSPACE controller board, which was interfaced with one of the realtime simulator to perform the corresponding hardware-in-the-loop (HIL) tests, which is
shown.
The results of these HIL tests were then compared to similar tests using a
commercial protective device, the SEL-351-S relay, shown as step three in Figure 1.1.
Different from the commercial relay, the developed relay model has more flexibility
because the relay setting such as reclose delay and pickup value can be changed online.
This feature can be used to develop an advanced relay model with dynamic pickup value.
In step four, the Virtual Test Bed Real Time (VTB-RT) and National Instrument
(NI) were chosen as the real-time digital simulators for extent application. The Virtual
Test Bed (VTB) is a software tool developed at the University of South Carolina (USC)
5

under the Office of Naval Research (ONR) sponsorship. The main characteristic of the
VTB solver is that it uses the resistive companion method (RCM), which is a modeling
technique that has been widely used in time domain simulation software for electrical
networks such as PSpice, PSIM and PSCAD [9]. VTB’s solver provides support for both
natural and signal coupling models. The VTB model library contains a number of
precompiled models from different disciplines; however, the main advantage of the VTB
simulation environment is that its library is highly customizable, since users can create
natural and signal models according to their needs using user-friendly tools or C++
coding.
VTB’s real-time extension, called VTB-RT, provides VTB models with the
capability of running in real-time. VTB-RT’s main advantage is its low-cost and
customizability. The VTB-RT platform can be used to perform hardware-in-the-loop
(HIL) simulations since it provides connection with the real world through data
acquisition cards (DAQ), which communicate with the real-time solver through
appropriate device drivers (Comedi). NI PXI-8196 is a high performance real-time
embedded controller. In this work, the power system input/output signal behavior is
modeled using the NI PXI-8196 controller.
The proposed relay model is tested for different fault conditions applied on a
simple power system simulated in a real-time simulator. Results demonstrate that the
proposed overcurrent relay model is successfully modeled, simulated and tested using
various computerized tools. Testing results show that the developed model can work with
different real-time platforms.
6

The comparison between simulation results is done in different HIL platforms.
The simulation results showed very close matches, which provides Validation of the
instantaneous overcurrent relay modeling on both simulation software platforms. In
addition, different from the commercial relay, the developed relay model shows more
flexibility because the relay setting such as reclose delay and pickup value can be
changed online. This feature can be used to develop an advanced relay model with
dynamic pickup value. This advanced relay model will be useful for SPS design, because
SPS are subject to topological changes, which require unique reconfiguration of the
protection systems. Therefore, future work will focus on the development of new
operation logic for the proposed overcurrent relay model.

1.4

Outline
The thesis is organized in five chapters that provide: literature review, background

of related work, description of the proposed model-based design process, validation of
relay model using HIL, and finally conclusion and future work. Chapter II introduces a
background of related work on protection system, an explanation of the design process,
and description of the proposed digital relay model. Chapter III presents the power
system(s) used in this research and the proposed protection scheme. Different simulation
tools are introduced such as VTB, VTB-RT, RTDS and dSPACE. Validation of the relay
model using hardware-in-the-loop simulation is described in Chapter IV. Additionally,
this chapter includes the comparison between these simulation results. Chapter V details
the implementation of hardware-in-the-loop using VTB-RT and NI PXI. Finally,
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conclusions about the present work and discussion of future work discussion are covered
in Chapter VI.
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CHAPTER II
BACKGROUND AND LITERATURE REVIEW

2.1

Introduction
This chapter introduces the background of the key topics in the thesis work. First,

different protection schemes, especially the overcurrent relay scheme, are described.
Then, an overview of digital relay architecture, relevant to the thesis subject, is presented.
After that, the software and hardware tools used to realize simulation are discussed.
Finally, some previous works on relay design are reviewed.

2.2

Protection Schemes
For all relays, the basic protection characteristics are almost the same. These

protection schemes are based on include overcurrent relay, directional relay, impedance
relay, differential relay and pilot relays.
Overcurrent relays include instantaneous overcurrent relays, which respond to the
magnitude of the input current, and time-delayed overcurrent relays, which also respond
to the magnitude of input current, but with an intentional time delay. [9] The overcurrent
relay is based on a very simple premise that in most instances of a fault, the level of fault
current dramatically increases from the pre-fault value. If one establishes a threshold well
above the nominal load current, as soon as the current exceeds the threshold, it may be
assumed that a fault has occurred and a trip signal may be issued.
9

Because of its quick reaction time, this overcurrent protection scheme is widely used at
all voltage levels to protect transmission lines, transformers, generators, and motors [9].
Figure 2.1 shows the overcurrent protection system along with the placement of
protection components such as current transformer (CT), circuit breaker (CB), and the
relay (R) for transmission line protection. As shown in this figure, the overcurrent relay is
connected between the circuit breaker and the current transformer. The simplest logic
applied by an instantaneous overcurrent protection relay is such that the magnitude of the
relay input current is compared with the threshold value (pickup current setting) to check
the fault status in the power system. When the input current exceeds the pickup value, a
trip signal is sent to the circuit breakers.

Figure 2.1
Conceptual Diagram of an Overcurrent Protection System
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Directional relays are also designed to operate in case of overcurrent fault, but
they only respond to fault currents in a specific direction. Impedance relays respond to a
voltage-to-current ratio. They are usually used to protect long transmission lines.
Differential relays are usually designed to detect magnitude difference of two or more
input currents. This kind of relay is commonly used to protect power systems with
multiple sources. Pilot relays work like differential relay, but they are not connected
through direct wire interconnections. Instead, they compare the quantities at the terminals
via communication channels. They are designed to protect long transmission lines [10].
The relay receives input signals from the secondary winding of the CT and sends
control commands to the circuit breaker to open or close its contact. The CT is necessary
in the power system, because it reduces the high magnitude currents of the power system
to more manageable levels, so that low energy devices, such as microprocessor-based
relays, work in the system. Its function is to reproduce a current in its secondary winding
that is proportional to the primary current.

2.3

Digital Protective Relay Architecture
The principal subsystem of a digital relay is shown in Figure 2.2. The relay inputs

are current and voltage digital signals. Analog-to-Digital converter (ADC) is used to
convert analog signals to digital signals that are suitable for digital processing. The
current and voltage signals sensed from the secondary transformer winding are rescaled
to a full-scale value of 10 volts by signal conditioning equipment. A filter is used to
remove noise and high frequency transient in the input signals in order to isolate the
digital relay from the harsh substation environment. [6]
11

Figure 2.2
Principal Subsystem of a Digital Relay

2.4

Software and Hardware

2.4.1

RTDS
The Real Time Digital Simulator (RTDS) [5] is a powerful digital simulation

platform for the analysis and visualization of power system electromagnetic transients. It
is a combination of advanced hardware and software (i.e. RSCAD), as shown in Figure
2.3. Mississippi State University (MSU) owns an RTDS system composed of two
processor racks. Each rack contains eight Triple Processor Cards (3PC) and two Giga
Processor Cards (GPC). Other hardware components in the RTDS platform are: digitalanalog converter (DAC) cards, analog-digital-converter (ADC) cards, inter-rack
12

communications card (IRC), and workstation interface card (WIF). These hardware
components ensure optimal real-time operation and efficient interfacing with the real
world. The RTDS system can be upgraded according to the user’s simulation needs.

Figure 2.3
MSU Real time Digital Simulator (RTDS)

RSCAD is the software interface with the RTDS hardware, as illustrated in Figure
2.3. RSCAD is designed to allow the user to perform all the necessary steps to prepare
and run the simulation, and to analyze its output. Power system networks are created in
the Draft module of RSCAD at a computer workstation by arranging components from
the extensive RSCAD power and control system model libraries. Then, the system model
is compiled and run at the multiple processors of the RTDS platform. The most important
point is the fact that RTDS can solve the power system equations fast enough to
continuously produce output conditions that realistically represent conditions in the real
network. Because the solution is in real-time, the simulator can be connected directly to
13

power system control and protective relay equipment and adjust its calculations based on
their operation.

2.4.2

VTB-RT
The Virtual Test Bed (VTB) is a software tool developed at the University of

South Carolina (USC) under the Office of Naval Research (ONR) sponsorship. The main
characteristic of the VTB solver is that it uses the resistive companion method (RCM),
which is a modeling technique that has been widely used in time domain simulation
software for electrical networks such as PSpice, PSIM and PSCAD. VTB’s solver
provides support for both natural and signal coupling models. The VTB model library
contains a number of precompiled models from different disciplines; however, the main
advantage of the VTB simulation environment is that its library is highly customizable,
since users can create natural and signal models according to their needs using userfriendly tools or C++ coding.
VTB’s real-time extension, called VTB-RT, provides VTB models with the
capability of running in real-time. VTB-RT’s main advantage is its low-cost and
customizability. The VTB-RT platform can be used to perform hardware-in-the-loop
(HIL) simulations since it provides connection with the real world through data
acquisition cards (DAQ), which communicate with the real-time solver through
appropriate device drivers (Comedi), as shown in Figure 2.4. The Real Time Application
Interface (RTAI), which is an open source software, creates the necessary real-time tasks
and provides access to the internal 8254 timer chip in the Linux PC.

14

Figure 2.4
VTB-RT Platform Architecture

A typical VTB-RT platform setup is shown in Figure 2.5, where the Windows
workstation is used to graphically prepare the VTB schematic or system model, the Linux
computer is used to run the VTB-RT solver in real-time, and the data acquisition board is
used to provide the necessary input/output channels to interface the real-time simulation
with the hardware under test and instrumentation devices.

Figure 2.5
VTB-RT Platform Setup for HIL Simulation
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2.4.3

dSPACE
In order to perform hardware-in-the-loop testing of the proposed relay model, a

dSPACE controller board is used. The dSPACE platform is a real-time environment for
rapid prototyping of digital controllers. The platform is composed of software and
hardware components. As shown in Figure 2.6, the dSPACE controller board (hardware
target) is a DSP-based board that is mounted on a PCI slot of the workstation’s
motherboard. This processor board is connected with the exterior world through a
connector panel that contains LED’s and easy-to-access input and output channels.
The dSPACE ControlDesk® software provides a graphical user interface that
allows the user to create virtual and data acquisition instruments for monitoring and
controlling the different variables in the experiment.
There are two ways of creating real-time applications to be embedded on the
dSPACE controller board: I) using RTI (real-time interface) model library in
MATLAB/Simulink, where C code is automatically generated by MATLAB’s RTW
(Real-Time Workshop); II) hand coding, where C code is directly compiled with
Microtec

PowerPC

compiler.

Usually,

the

first

option

is

preferred

since

MATLAB/Simulink is the most popular software for the design and simulation of control
algorithms. Any Simulink model can be converted into a real-time application and run in
the dSPACE controller hardware.
The application of this hardware prototyping platform in the proposed design
process will be detailed in the next chapter.
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Figure 2.6
dSPACE Platform for Rapid Control Prototyping

2.5

Previous work
A digital protective relay is one of the most important devices in modern

protection systems; therefore, a relay requires elaborate simulation tools for modeling,
simulation and testing. Different kinds of software and hardware prototyping tools are
used in the present work. After software modeling is realized, this model should be tested
through real-time hardware-in-the-loop simulation. With the help of real-time simulation
platforms, the model can work in real operating conditions and more realistic results can
be obtained. Previous work on relay modeling and real time simulation test will be
introduced in this section.

2.5.1

Protective Relay Modeling
Modeling of protective relay is very important for the protection scheme design.

Different kinds of software are considered for relay modeling. Li-Cheng Wu et al. [11]
presented modeling of a digital distance relay using MATLAB/Simulink. Recently,
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MATLAB/Simulink is widely used in school and industry engineering and scientific
applications. Simulink provides a Graphical User Interface (GUI) and Power System
Blockset (PSB) Toolbox, which allow rapid and easy power system modeling and
simulation. In this work, a digital distance relaying algorithm is realized using those
powerful tools. Simulation results show that the advantage of GUI and PSB can help
protection engineers enhance the performance of their digital protective relay design,
selection, and setting. MATLAB/Simulink’s ability to massively record test results is
excellent and convenient for saving time and costs [11].
Mladen Kezunovic [12] discusses modeling and simulation software developed
specifically for protective relaying application and design concepts. The reason for using
MATLAB and its associated tools is that MATLAB has flexible software, Simulink
creates a friendly and open system, and MATLAB has Power system block, which enable
computations similar to EMTP/ATP (Electromagnetic Transients Program/Alternate
Transients Program) permitting modeling and closed-loop simulation. They conclude,
from comparison of results, that the use of MATLAB/Simulink has enabled user friendly,
open-system environment.
C.J. Fallaha et al. [13] presented the application of dSPACE along with
MATLAB/Simulink. In this work, a linear control scheme is applied to a small signal
model of the boost converter topology and is then downloaded to dSPACE through
Simulink. Results in the paper show that dSPACE is a very useful tool in research and
development of high performance controllers. The user can obtain the real-time
executable code by direct compilation of the simulation file and save time. Additionally,
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it provides an easy-to-use graphical interface, which allows the user real-time monitoring
and adjustments. Thus, researchers use the dSPACE controller board to conduct
hardware-in-the-loop tests in order to validate different control approaches.
D.S. Quellette et al. [14] described the technique to use the Real Time Digital
Simulator (RTDS) to develop and verify protective relay algorithms by modeling the
actual protective relay as well as the power system in one simulation. The AC system
used in this work includes a source, a circuit breaker, a current transformer, a capacitive
voltage transformer and fault switches to create internal faults. In this work, simulation
results show that the RTDS is very powerful to implement and test relay algorithms,
because it allows modeling and testing under more realistic environment.

2.5.2

Testing using Hardware- in-the-loop Simulation
Real-time hardware-in-the-loop simulation has been considered as an essential

tool for model testing and verification. Besides RTDS, another HIL platform, namely
VTB-RT, is considered a flexible and economic real-time simulator. X.Wu [15] proposed
a rapid, low-cost prototyping and testing procedure for digital controller design using
Virtual Test Bed (VTB) and its real-time extension (VTB-RT). The VTB model library is
highly customizable and open to user. VTB’s real-time extension, VTB-RT, has the
capability of running in real-time, so it can be used to perform hardware-in-the-loop
simulation through data acquisition cards (DAQ) and real time application interface
(RTAI).
In order to test the relay model, the power system model should be easy to
configure and set up. R.Das [16] discusses the testing of a relay using real time simulator.
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In industry, power system simulation has been used for the relay performance evaluation
for many years. This work discusses the Real-time Digital Simulator (RDS1), where it is
easy to configure and simulate all power system contingencies. The real-time simulator is
widely used in power systems simulation for relay performance evaluation required by
users and manufacturers in order to verify the performance of newly developed relaying
systems.
B.S.Rigby [17] presents a work on closed-loop testing of overcurrent relay using
RTDS. In order to illustrate the general capabilities of the real-time simulator, this work
reviews the hardware interfacing procedure and real-time modeling issues regarding
closed-loop modeling. Here, RTDS is used to develop a real time simulation model of the
power system. The system includes generators/sources, transmission lines, instrument
transformers, circuit breakers, and symmetrical or asymmetrical faults. After compiling,
the system variable is sent to digital and analog output ports for the RTDS rack. The
parameters are sent to the relay under test for decision-making. To complete the closedloop, the outputs of the relay will be fed back into the real-time simulator to operate the
breaker in the power systems.

2.6

Summary
This chapter provided a background of the modeling and testing of protective

relay including power system modeling, real time simulator, relay model, and real time
model tools. Lack of publications related to the combination of dSPACE and VTB-RT, or
dSPACE and RTDS for relay design, modeling and testing suggests that this area needs
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further study. Chapter III will detail the model-based design of a protection scheme using
dSPACE, VTB-RT and RTDS.
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CHAPTER III
MODEL-BASED DESIGN OF A PROTECTION SCHEME

The previous chapter discusses power system protection, different protection
schemes, digital protective relay architectures, and software and hardware for hardwarein-the-loop model validation. This chapter describes the methodology of developing a
power system model and relay model developed in MATLAB/Simulink and VTB.
Through the Simulink real-time module, the relay model can be downloaded to the
dSPACE controller board. This Simulink model is subsequently used as hardware model
or prototype of the relay model. VTB was applied as a simulator because it is highly
customizable and open for user adaptability. VTB’s real-time extension, VTB-RT, has
the capability of running in real-time, so it can be used to perform hardware-in-the-loop
simulation through data acquisition cards (DAQ) and real time application interface
(RTAI).
The first part of this chapter discusses the design method and the protection
principles and components of an overcurrent relay protection scheme in detail. The
second part discusses the overcurrent relay model developed in MATLAB/Simulink.
Finally, VTB is used to simulate the relay and power system models.
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3.1

An Overcurrent Relay Overview
The overcurrent relay is based on the simple premise that the level of fault current

dramatically increases from the pre-fault value. If one establishes a threshold well above
the nominal load current, it may be assumed that a fault has occurred and a trip signal
may be issued. The relay based on this principle is called an instantaneous overcurrent
relay. A simple logic diagram of an instantaneous overcurrent protection scheme is
shown in Figure 3.1 in which the magnitude of the relay input current is compared with
threshold (pickup setting) value to check the fault status in the power system [2].

| I |≥ I P Fault, Trip
| I |< I P No fault, do not trip
Figure 3.1
Overcurrent Protection Scheme

Generally, the setting ranges for the pickup value (lp) of the commercial relay
SEL-351S , which is available at the MSU Power Laboratory, are [19]:
⎯ 0.25-100.00 A secondary (5 A nominal phase current inputs,)
⎯ 0.05-20.00 A secondary (1 A nominal phase current inputs,)

23

Figure 3.2 shows the overcurrent protection system along with the placement of
protection components, which includes current transformer (CT), circuit breaker, and
relay.

Figure 3.2
Overcurrent Protection Systems

The transformer primary is connected to or into the power system and is insulated
for the power system voltage. The CT reduces the primary current to much lower,
standardized levels suitable for operation relays [9]. Usually, the secondary current is in
the 0-5 amperes range for measurement convenience. Figure 3.3 shows a schematic
representation for the CT. A circuit breaker is a mechanical switch capable of interrupting
fault currents and of reclosing. In normal operating condition, the breaker contacts are
usually closed. When a fault occurs and is detected by the relay, the breaker will be
opened to isolate the faulted circuit and then protect the whole power system.
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Figure 3.3
CT Schematic

The signals from the secondary winding of the CT are sent to relay. After
receiving these signals, relay makes a decision and sends control commands to the circuit
breaker to open or close the circuit breaker.

3.2

Model of Digital Overcurrent Relay

3.2.1

Structure of the Relay Model
In this work, MATLAB/Simulink and VTB are used as simulation tools to

develop a model of an overcurrent relay. Three-phase currents are sent from the power
system to an instantaneous overcurrent relay model. For processing, current and voltage
signals from the power system must be converted into digital form. Figure 3.4 shows the
relay elements, which are used in this research to develop a model of an instantaneous
overcurrent relay [2].
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Figure 3.4
Relay Elements

3.2.2

Digital Relay Model
In an instantaneous overcurrent relay, the relay inputs are current signals in

analog form. These signals must be converted to voltage signals for conversion to digital
form. This conversion is done by the Analog to Digital Converter (ADC). This thesis
implements an analog to digital conversion block using a Zero-Order Hold (ZOH) device.
Normally, an ideal sampler and ZOH are equivalent to ADC. Since an ideal sampler is
not a physical sampler, a ZOH is used in modeling, which works similarly to the sampler
and the ZOH device, in a physical sense, to convert an analog signal to a digital signal [5].
1)

Signal Conditioning (Rescaling and Filtering)

1.1)

Filtering
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The digital filter is a very important element of a digital relay. The behavior of
digital relays is directly dependent on the output of the digital filter [7].
Figure 3.5 shows simple overcurrent relay model. The phase currents are
measured at a point in the power system. The phase currents are sampled and then
buffered into a moving average filter. The purpose of the moving average filter is to
reduce random noise (white noise), while still providing a sharp step response to system
[7].

Figure 3.5
Filters in Overcurrent Relay

1.2) Magnitude Calculation
The second important part of the calculation circuit is used to extract the
fundamental values from the sampled input data. A full cycle Discrete Fourier Transform
is used to create the magnitude value of the current signals [2]. The reason to use DFT
filter is described below.
Many of the inputs signals such as phase voltages and current encountered in
power systems are essentially periodic. Ideally the voltages and current present in the
system in steady state are pure sinusoids at the power system frequency. Some devices
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(for example, power transformers, inverters, converters and loads) create harmonic
distortion in the steady state signals. The signals received by protective relays also fail to
be pure sinusoids. The non-fundamental frequency content of the voltage and current
seen by a relay are not truly periodic but change in time. The nature of these nonfundamental frequency signals has an important bearing on the performance of relaying
algorithms. The Fourier series provides a technique for examining these signals and
determining their harmonic content.
In the simulation, a full cycle Discrete Fourier Transform is used to get
fundamental signal and create the magnitude value of the fundamental current signals.
The forward transform is defined as:
N −1

x(k ) =

∑ x ( n)e

− jk 2πn / N

n =0

=

xreal + ximag for k=0,..,N-1

x(k ) = ( xreal * xreal + ximag * ximag ) ;

where:

x(k ) : Frequency domain representation of the input "signal" x(n)
xreal : Active part of x(k )

ximag : Reactive part of x(k )
2)

Decision Making (Relay Logic)

Once the value of the signal is calculated, a comparator or relational element
compares the absolute value of the relay input signal with the pick up setting to check the
status of the power system. If a fault exists in the protection zone of the system, then the
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absolute value of the relay input signal is greater than the pickup setting; otherwise it is
smaller than the pick value. The output of the comparator is the “Trip” signal for the
circuit breaker, if a fault exists within the zone of protection. In Figure.3.6A, the output
of the trip signal is shown. In this test, the line-to-line faults appear at the 0.6s. Figure.3.6
B,C,D show the three phase currents during the test. It can be seen that the outputs of
phase A and phase B are changed greatly. Once the relay detects the value of the fault
currents, a trip signal is sent [2].

A. Trip Signal Generated by Relay Model

B. Current of Phase A during Fault (A-B)
Figure 3.6
Output of the dSPACE
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C. Current of Phase B during Fault (A-B)

D. Current of Phase C during Fault (A-B)
Figure 3.6 Continued
Output of the dSPACE

3.3

Directional Overcurrent Relay model
In order to improve and add the needed complexity to the relay model, a

directional part is added to the relay logic. Each directional element declares a forward
fault condition if the torque sign is positive and a reverse fault condition if the torque sign
is negative.
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The following equations represent the torque (TPHASE) calculations for each phase
directional element:

where:
IA, IB, IC = A-, B-, and C-phase currents, respectively.
VA, VB, VC = A-, B-, and C-phase voltages, respectively.
VAB, VBC, VCA = voltage differences VA – VB, VB – VC, and VC – VA,
respectively.
Figure 3.7 shows the Simulink schematic that implements the equations above.
For A-G fault, TA , TB , Tc are shown in Figure.3.8. In this case, TA >1, that mean
A-G fault happen in the right direction.
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Figure 3.8
Directional Elements TA , TB , and Tc

The output of TA is shown in Fig.3.9 when the fault does not happen in the right
direction. It can be seen from the diagram that TA<1, which means that the A-G fault
does not happen in the right direction.
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Figure 3.9
Directional Elements TA
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0.9

1

3.4

Model of Overcurrent Relay in VTB
After developing the overcurrent relay model in MATLAB/Simulink, the Virtual

Test Bed (VTB), a free simulation tool, is used to model and test an instantaneous
overcurrent relay for a transmission line protection application.

3.4.1

VTB Library Customization
VTB is a software tool that is efficiently used in power engineering applications.

Many libraries, which help the user to model and simulate various complex systems, are
available in VTB. However, to perform a complete VTB simulation of the proposed relay
system, new protection device models are required. The VTB models or entities can be
created in many different ways. The entities can be exported from simulation tools such
as MATLAB, Simulink, Spice, ACSL, and Fortan, using the VTB wrapper entities.
Another method to build a VTB model is to use User-Defined Device (UDD). The
UDD enables the user to easily and rapidly introduce the model for the VTB simulation
environment [20]. UDD has two basic versions. One version generates a resistive
companion model during the VTB software run time. Another version generates C++
code of the model for subsequent compilation and production of the standard VTB model
(.vtmfile), as shown in Figure 3.10.
In this work, two VTB models were developed from existing VTB library models.
The C++ source code was modified and recompiled to create two models with new and
improved characteristics. A Discrete Fourier Transform (DFT) filter was created from an
existing spectrum analyzer VTB model using C++. The new model is shown in Figure
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3.11 and is used to output the fundamental’s magnitude and angle of the input signal.
Appendix A contains the C++ code of this VTB model.

Figure 3.10
C++ file Generated by UDD

Magnitude of Fundamental
Frequency Component
Input
Signal

Angle of Fundamental
Frequency Component
Figure 3.11
DFT Model in VTB

The second model is an improvement of the VTB fault model for power system
simulation. In the existing fault model, the fault signal cannot be maintained during the
fault time. Figure 3.12 shows the phase A current when a single line fault occurs using
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the original model. The start time is 0.5s and fault duration is 0.1s. Figure 3.13 shows the
phase A current when a single line fault occurs using the new fault model. From these
figures, it can be seen that the new fault model can maintain the fault for the entire
duration of the fault time, while the original fault model applies the fault during one cycle
and then opens the circuit for the rest of the fault duration (current is zero).

Figure 3.12
The Phase A Current with Original Fault Model

Figure 3.13
The Phase A Current with Modified Fault Model
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3.4.2 Relay Model in VTB
In this work, a standard CT ratio of 600:5 was used to develop the relay model.
After the relay input signals are satisfactorily produced in VTB, the complete model of a
digital instantaneous overcurrent relay is developed using models such as ZOH, DFT
filter, and a custom decision making model, which implements the relay logic.
A relay model is built in VTB, seen as shown in Fig. 3.14. In reference [5], the
VTB model with embedded Simulink models could not run in VTB-RT, so the
implementation of C++ model in VTB makes real-time simulation possible.

Figure 3.14
System Model in VTB

After connecting the developed relay model with the power system in VTB, a
line-to-line fault was applied in phase A and phase B. The simulation results in Fig.3.15
A, B, C show that a fault occurred in phase A and phase B.
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Time(s)
A. Sampled Phase A Current from VTB Simulation

Time(s)
B. Sampled Phase B Current from VTB Simulation
Figure 3.15
Simulation Results of VTB
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Time(s)
C. Sampled Phase C Current from VTB Simulation
Figure 3.15 Continued
Simulation Results of VTB

3.4.3

Power System Model in VTB and Relay Test
With the help of some customized VTB models, the power system and

overcurrent relay models were implemented in VTB as shown in Figure 3.16. A line-toline fault was applied in phases A and B. The simulation results in Figure 3.17 and 3.18
show that when a fault occurs in phases A and B of the transmission line, the relay model
detects the fault and opens the circuit breaker (power is interrupted and phase currents
become zero). The power system in VTB is later used in HIL tests of the proposed relay
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hardware model. For this, all models needed to support real-time when transferred to the
real time extension of VTB, VTB-RT.

Figure 3.16
Protection System with Overcurrent Relay Model in VTB

Figure 3.17
3-phase Currents before Fault
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Figure 3.18
3-phase Currents after Line to Line (A-B) fault

Figure 3.19
Overcurrent Relay Trip Signal with Fault Event in phase A
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3.5

Summary
In this chapter, the model development of an instantaneous overcurrent relay in

MATLAB/Simulink and VTB is presented. Also, this chapter introduces the elements
needed by digital relays such a DFT filter. In order to create a custom model in VTB, the
UDD method is explained in this chapter. The comparison between the VTB and
Simulink simulation results shows that results matched well, which validate the
developed instantaneous overcurrent relay model. The directional function was not
implemented in VTB. The simulation results show that VTB and MATLAB are powerful
simulators to for non-real time power simulation. The next chapter introduces the real
time Hardware-in-the-loop simulation using RTDS, SEL and dSPACE, which is used to
validate the relay model in real time platform.
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CHAPTER IV
HIL VALIDATION OF THE RELAY MODEL

The previous chapter discusses in detail the protection principles of an
overcurrent relay protection, and the overcurrent relay models of developed in MATLAB
and VTB. This chapter focuses on the validation of the relay model using the RTDS realtime simulator. In Real-time hardware-in-the-loop (HIL) simulation, a part of simulated
system in mathematical or empirical model will be replaced with an actual physical
component [8]. The purpose of the real-time HIL simulation is to test various hardware
designs prior to actual hardware development and on-the-field testing. In this work,
hardware platform dSPACE is used to develop a prototype of the instantaneous
overcurrent relay model. Therefore, the relay prototype can be used in place of a real
protection device to work with real time power system in RTDS. HIL testing using a
commercial SEL relay, which was used to validate the relay model proposed by this work,
is also discussed in this chapter,.
This chapter has two main parts. The first part describes the HIL testing of the
proposed relay model using RTDS and dSPACE. It details the connection between the
real time simulator and the hardware. The second part discusses the HIL validation of the
relay prototype using RTDS and SEL relay.
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4.1

dSPACE Operation and Interface

4.1.1 Graphical User Interface of dSPACE
DSPACE’s graphical user interface is called ControlDesk. It provides all the
functions to control, monitor and automate experiments and make the development of
models more efficient. As shown in Figure 4.1 ControlDesk's main window offers the
basic environment with all the elements and tools needed by the designer to interact with
the experiment.
In this work, when the relay model is built in Simulink, two files are generated:
the Variable Description File (*.trc) and the System Description File (*. sdf). When the
model is built and downloaded to the controller board DS1104, the ControlDesk is
opened, and then, the associated *.sdf file is automatically loaded into the variable
browser in the Tool Window (Refer to Figure 4.1).

Figure 4.1
ControlDesk's Main Window [20]
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Once the variable file is loaded, the variables in the relay model should be linked
to graphical instruments on layouts. In other words, the variables should be located in the
variable browser and then dragged and dropped onto the respective instruments on the
layout. In the tool window, the variable browser includes the variable tree and the
variable list, where the variables can be pulled out. The figure of variable browser is
shown in Figure 4.2. In this work, the variables listed are: Desirable input currents,
Threshold, Currents before the filter, Currents after the average filter, Currents after the
DFT, Trip values, and reclose values.
Using all of these elements, a layout for the relay test experiments is designed as
shown in Figure 4.3. In this example, a numerical input is used to display and control the
desirable input current; three pushbuttons are used to switch inputs between desirable
values and actual values. Additionally, XY plotter arrays are used to show varieties of
values.

Figure 4.2
Variable Browser [20]
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Figure 4.3
Layout for Relay Model

4.1.2 Capturing Data
There are two main methods of capturing data to a file or multiple files. One way
is to assign a variable to a plotter instrument. Another way does not need to display the
signal but simply capture or acquire signals. Both these methods use the exact same
mechanisms in ControlDesk. The mechanism used to control and parameterize data
capture is the Capture Settings window [20]. The Capture Settings Window (Figure 4.4)
is used to control the data capture in ControlDesk. This window contains the Capture
Settings options to be configured by the user.
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Figure 4.4
Capture Settings Window [20]

The CaptureSettings window allows the user to set data capture parameters for the
different variables specified in the model. For each variable defined in the program,
capture start/stop and all capture conditions (in particular trigger conditions) can be
controlled individually. The settings of each CaptureSettings instrument may be applied
to any data acquisition instrument. This lets the user specify different sets of data capture
parameters and apply these sets to several data acquisition instruments [20].
In this work, data capture needs to be started based on the trip variable in the relay
model, so the trip values are dragged and dropped onto the gray field with the caption
“ << drop trigger variable here >> “. Different rising or falling edges can be used to set
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the trigger condition on. This is very much like the features found on a regular
oscilloscope. Once the results are saved as *.dat file, they can be opened and plotted in
MATLAB.

4.1.3 Interface of dSPACE to Simulator
The hardware connection between dSPACE and the real-time simulator RTDS is
realized through Connector Panel CP1104. Devices can be connected, disconnected or
interchanged without soldering. This board can be used to simplify system development,
testing and troubleshooting.
The structure of the connector panel is shown in Figure 4.5. It includes:
– 16 BNC connectors
• CP1…CP16
– Digital I/O connector
• CP17
– Slave I/O PWM connector
• CP18
– 2 Incremental Encoder Interface connectors
• CP19, CP20
– Serial Interface connectors
• UART RS232 (CP21)
• UART RS422/RS485 (CP22)
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Figure 4.5
Connector Panel CP1104

The dSPACE connector panel also features a LED panel, which includes 54
LED’s. This panel can be used to indicate the state of digital signals, as shown in Figure
4.6.

Figure 4.6
LED Panel
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When the dSPACE software is available, the digital to analog conversion (DAC)
blocks and the analog to digital conversion (ADC) blocks are provided in Simulink. A
DAC block is used to generate an output on the controller board (input to real-time
simulator), and an ADC block is used to read input signals on the controller board (output
of real-time simulator).
The ADC and DAC blocks can be easily loaded by typing “rti” from the
MATLAB command window. The following window will be shown in Figure 4.7.

Figure 4.7
Interface Block for DS1104 Controller Board [20]
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The RTI1104 Board Library is divided into various sections. The I/O resources of
DS1104 are split between the two processors on the board, the Master PPC and the Slave
DSP F240. The ADC and DAC boards are contained in the Master PPC section. Doubleclicking on Master PPC section will open the window as shown in Figure 4 .8.

Figure 4.8
Master PPC Section [20]

The interface blocks from the rtilib Simulink library such as: DS1104ADC_Cx
and DS1104BIT_OUT_Cx are used to get the analog signal from RTDS, and to send the
digital trip signal to RTDS, respectively.
DS1104ADC_Cx, shown in Figure 4.9, is used to read from a single channel of
one of 4 parallel A/D converter channels. The information on the I/O mapping between
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RTI blocks and RTLib functions is shown in Figure 4.10. In order to set the block to
receive signals, the ADC block should be placed in a Simulink model and double clicked,
and then the “Channel number” should be selected. The scaling between the analog input
voltage is –10V to +10V, and the output of the block is –1 to +1. This scaling typically
needs to be corrected depending on the sensor characteristics, and is generally adjusted
using Simulink blocks when the sensor signal is processed before it is used by the main
part of the controller. [20].

Figure 4.9
DS1104ADC_Cx Block[21]

Figure 4.10
Mapping between RTI Blocks and RTLib Functions [21]
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DS1104BIT_OUT_Cx, shown in Figure 4.11, is used to write to a single bit of the
20-bit digital output. The information on the I/O mapping is shown in Figure 4.12. The
I/O characteristics are shown in Figure 4.13. Here, the 20-bit digital output values are
used so send trip and reclose signals from the relay model to the real-time simulator.

Figure 4.11
DS1104BIT_OUT_Cx [21]

Figure 4.12
I/O Mapping of DS1104BIT_OUT_Cx [21]
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Figure 4.13
I/O Characteristics [21]

4.2

RTDS Operation and Interface

4.2.1 Operation of RTDS
The RTDS’s software is called RSCAD, which is comprised of several modules
from which all of the simulation operations are controlled. Using RSCAD, users can
graphically layout a schematic diagram of the system to be simulated using the
RSCAD/Draft module as shown in Figure 4.14 [22]. The Draft screen contains an
exhaustive library of power and power system component models. To create a schematic,
icons, such as generator, transmission line, and transformers, are simply dragged from the
library and pasted onto the Draft Canvas on the left side of the screen. Then, the required
parameters associated with that model are entered in a pop-up window [22].
After the Draft schematic is completed, RSCAD/RunTime module is used to
visualize the results and control the simulation. The RunTime Canvas is customizable for
each simulation by creating meters, plots, sliders, buttons, dials, switches, etc. RunTime
provides a tool for the user to control and interact with the simulation in the graphical
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environment. Additionally, RunTime can automatically trigger plot updates during the
simulation. The RunTime user interface is shown in Figure 4.15.

Figure 4.14
RSCAD/Draft Module

Figure 4.15
RunTime User Interface
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4.2.2 RTDS Interface
Mississippi State University (MSU) own an RTDS system composed of two
processor racks. Each rack contains slot (max. 20) and rail-mounted cards. The racks are
installed in one of four sizes of cubicles. The specific composition of an RTDS Simulator
depends on the processing and I/O requirements of the intended application. A common
communications backplane links all rack-mounted cards facilitating information
exchange [22]. Two communication cards used in this work are Twelve Channel
Analogue Output Card (DDAC) and Digital Patch Panel Specifications.
The DDAC board is an optional 12-channel RTDS hardware component, which is
mounted in the rear of the cubicle [22]. The DDAC board is connected to a 3PC card via
the optical port and therefore must be assigned to a C processor. The component for
DDAC is rtds_ctl_sharc_DDAC, which is shown in Figure 4.16.

(a) Block of DDAC

(b) Hardware for DDAC
Figure 4.16

Twelve Channel Analog Output Card (DDAC)
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Digital Patch Panel Specifications is a 16-digital input and 16-digital output board,
which interconnects signals between the RTDS and external equipment. Through this
board, 16 bit data can be read from the processor’s digital input port. 3PC processors A
and B have access to a digital input port. The draft icon for digital input port is
rtds_ctl_sharc_DIGINP, shown in Figure 4.17.
In this work, the DDAC board is used to send three phase current signals and
three phase voltage signals to hardware. The block is shown in Figure 4.18. Digital Patch
Panel is used to receive trip and reclose signal from external equipment. Here, Flip-Flop
block is used to change trip and reclose signals to pulse signals and send them to breakers,
which is shown in Figure 4.19.

Figure 4.17
rtds_ctl_sharc_DIGINP
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Figure 4.18
Output Signal Processing in Power System Simulation

Figure 4.19
Input Signal Processing in Power System Simulation

4.3

Relay Hardware Prototype Implementation

4.3.1 HIL Structure
The relay model developed in MATLAB/Simulink (described in Chapter 3) is
tested by downloading it to the target hardware dSPACE that allows the model to be
tested in real-time conditions, as mentioned in Section 4.1.
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In Figure 4.20 the Simulink relay model is deployed into the dSPACE controller
and then interfaced through its analog I/O channels with either VTB-RT or RTDS.

Figure 4.20
Implementing the Hardware Prototype of the Relay Model

In order to test the relay model I/O functionality, a sinusoidal input, whose
parameters can be changed manually, is set as shown in Figure 4.21. The test results
show that once the input current is bigger than the current threshold setting, the trip signal
will become 1, which means that the trip signal is sent and a circuit breaker in the power
system is opened.

Figure 4.21
The Relay Model in MATLAB is Modified and Run in dSPACE
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Figure 4.22 shows the connection between RTDS and dSPACE.
The power system, as shown in Figure 4.23 (a), specifications are [27]:
• 230kV AC source
• Fault inception logic
• Bergeron type transmission lines
• 1200MVA, 15kV synchronous motor
• C.T’s, P.T’s and circuit breakers
The detailed power system model in RTDS is given in Figure 4.23 (b).

8-bus Power

8-bus
Power
System
System
(RTDS)

Figure 4.22
HIL Construction using dSPACE and RTDS

(a) Power System Model in RTDS
Figure 4.23
Power System Model in RTDS
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(b) RSCAD Schematic Detail
Figure 4.23 Continued
Power System Model in RTDS
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4.3.2 Test Case I
In the first test, a line-to-ground (L-G) fault was applied to phase A of the power
system simulated in RTDS. Figures 4.24 and 4.25 show the test results in dSPACE and
RTDS, respectively. Figures 4.3 (a)-(d) show that the average and DFT filters are very
helpful in reducing random noise (white noise) and getting the fundamental frequency
component. Figure 4.25 shows the test results in RTDS. Diagrams show that when a fault
appears, the normal current (5A) will change to almost 18A, which is higher than the
threshold value (8A).
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(d) Trip Signal sent by dSPACE

Figure 4.24
Test Results in dSPACE
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0.1
0.2
Time(s)

Trip

(a) Three-phase Currents in RTDS

(b) Phase A trip signal received by RTDS
Figure 4.25
Test Results in RTDS

4.3.3 Test Case II
Figure 4.26 shows another test where an L-G fault is applied to the phase C of the
faulted line in the power system shown in Figure 4.22 (a) and (b). Figure 4.27 present the
trip and reclose signal sent from dSPACE to RTDS. In this case, the power systems are
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restored after the reclose signal is sent to the circuit breaker. The reclose feature of the
proposed relay model does not allow a fault of short duration to interrupt the power
system service. Normally, a line-to-ground fault is not considered severe and a reclose
function is designed in the digital relay.

Figure 4.26
Three Phase C-G Fault Current

Figure 4.27
Three Phase C-G trip and Reclose Signal
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4.4

HIL Testing of Commercial Relay SEL 351-S

4.4.1 HIL System
Figure 4.28 illustrates the second part of the proposed design process described in
section 1.3. As previously mentioned, the commercial overcurrent relay used in this work
is the SEL-351S. In this case, the power system could be simulated in either real-time
simulator RTDS or VTB-RT. Results of HIL tests of SEL relays using the RTDS
platform at are listed in Table I. As mentioned before, the behavior of the commercial
overcurrent relay is taken as reference for the further development of the integrated
protection device.

Figure 4.28
Running HIL Tests with Commercial Relay

4.4.2 Operation of SEL Relay
The ACSELERATOR® QuickSet™ software is an easy-to-use, yet powerful tool
to use SEL-351S Relay. Using ACSELERATOR QuickSet, the user will be able to [19]:
•

Create, test, and manage settings with a Windows® interface.
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•

Visually design SELOGIC® control equations with a powerful Logic Editor.

•

Verify SELOGIC control equations with an integrated Logic Simulator.

•

Analyze power system events from SEL relays with integrated Waveform and
Harmonic Analysis tools.

•

Communicate with SEL devices via an HMI interface with integrated Meter and
Control functions.

•

Create, manage, copy, merge, and read relay settings with a settings database
manager.
There are two methods to define relay settings. One method is to locally set

the parameters via operation of the front panel, and the other method is to remotely
set the parameters via serial port connection to a computer terminal. The relay frontpanel {SET} push button provides access to the Relay, Global, and Port settings only.
Most of the push buttons have dual functions (primary/secondary). A primary
function is selected first (e.g., {METER} push button). After a primary function is
selected, the push buttons then revert to operating on their secondary functions
({CANCEL}, {SELECT}, left/right arrows, up/down arrows, {EXIT})[24].

4.4.3 Test Case I
The first test involves applying an L-G fault to the power system model as shown
and described in Figure 4.22 (a) (b) in section 4.3.1.
Figure 4.29 shows the current, trip, and reclose signals monitored by RTDS.
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(a) A-G Fault Current

(b) Trip Signal

(c) Reclose Signal
Figure 4.29
L-G Relay 351S B1 Test

4.4.4 Test Case II
Figure 4.30 presents results of a second test where A-B-G fault is applied to the
power system shown in Figure 4.22. Both “trip” and “reclose” functions of the SEL relay
are observed and measured for future comparison with the proposed relay model
measurements of performance.
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(a) A-B-G Fault Currents

(b) A-B-G Fault Trip

(c) A-B-G Fault Reclose
Figure 4.30

A-B-G Relay 351S B1 Test

4.4.5 Case III
Figure 4.31 presents results of the third test where A-G, A-B-G, and A-B-C-G
faults are applied to the power system. In this case, the breaker B2 is directly controlled
by signal coming from SEL relay. In this position, the SEL relay cannot detect the faults
appearing on another transmission line. Figures 4.32, 4.33, 4.34 and 4.35 show the
current detected by the relay. Figures 4.36 and 4.37 present the trip and reclose
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signals

Figure 4.31
Power System with Relay B3

Figure 4.32
A-G Fault Currents
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Figure 4.33
A-B-G Fault Currents

Figure 4.34
A-B-C-G Fault Currents

Figure 4.35
A-B Fault Currents
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Figure 4.36
Trip of Every Test

Figure 4.37
Reclose Signal of Every Test

4.5

Validation of the Relay Model

4.5.1 Input Signal
The input signals of the relay model are listed in Table 4.1. These values can be
changed during the real time simulation.
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Table 4.1
Input Signal Information
Parameter Name

Value

Desirable input/Actual
input Choose Amplitude

1 means choosing desirable None
signal. 0 means accepting
actual signal.
Above normal load
5A
currents
Above zero
A
It should be multiple of the Sec
step time of the real-time
application.

Threshold Value
Desirable Input Current
Reclosing Time Delay

Different Fault Choice

Units

L-G, L-L-G, L-L, L-L-L-G

4.5.2 Output Signal
The output signals of the relay model are listed in Table 4.2. For the real time
relay model the direction part is ignored.
Table 4.2
Output Signals Information
Output Name

Description

Value

Magnitude Trip
Signal

This is signal is
used to show if the
current value is
bigger than
threshold

0 means fault
1 means no fault

This signal is the
AND logic of the
magnitude trip and
directional trip.
This signal is sent
to power system to
open the breaker.

0 means trip.

Trip Signal

1 means no trip.
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4.5.3 Validation using Commercial Relay
The real time relay model in dSPACE is compared with commercial relay SEL
51S in Table 4.3. The validation results shows that the relay model has same trip delay
like SEL relay, but has a little delay of the fault clear time and reclose operation time,
which is mainly caused by the communication between the RTDS and dSPACE.
However, this kind of delay is usually accepted in the relay operation.
Table 4.3
Validation of the dSPACE relay

Average Trip Delay
(fault time->trip time)
Average Fault Clear
Time
(trip time->fault clear)
Average Reclose
operation time
(reclose signal-

4.6

dSPACE

SEL 351S

35ms

35ms

40ms

33ms

60ms

41ms

Summary
In this chapter, HIL simulation using RTDS and dSPACE is described. At the

same time, the HIL using RTDS and SEL relay is discussed. At last, the real time relay
model in dSPACE is validated using commercial relay SEL351s. The results of these HIL
tests were then compared to similar tests using a commercial protective device, the SEL351-S relay. In contrast with the commercial relay, the developed relay model has more
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flexibility because the relay setting such as reclose delay and pickup value can be
changed online. This feature can be used to develop an advanced relay model with
dynamic pickup value.
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CHAPTER V
HIL TESTING OF RELAY PROTOTYPE USING OTHER RT SIMULATORS

This chapter details the implementation of hardware-in-the-loop simulation using
VTB-RT and NI PXI. VTB-RT is a real-time extension of the VTB. Real-time is the most
attractive feature of VTB-RT. Because VTB is a free software tool for power engineering
application, VTB-RT is also a free real time simulator, which can be used in hardware-inthe-loop systems. Compared to other real time simulators, it is a less costly tool. Also, the
NI produce is used as a real time power system simulator in the HIL system. The success
work of NI and dSPACE demonstrates that the dSPACE can be used as a flexible relay
simulator, which can work with different power system simulators.
This chapter has three parts. The first part describes the structure of VTB-RT,
including software and hardware parts. The second part of this chapter focuses on the
work of VTB-RT and dSPACE. Open loop and close loop HIL are discussed. The last
part of this chapter presents the work of HIL using NI and dSPACE.

5.1

VTB-RT
VTB is a free software simulation tool, designed by the University of South

Carolina, for multidisciplinary applications, including power engineering applications.
Many readily available libraries help the user model and simulate any complex system,
including signal processing models, circuit breakers and protective relays. VTB's real74

time extension, called VTB-RT, has the capability to perform real-time HIL simulation.
The user can also create custom models in case they are not in the VTB library, and
compile them to run in real-time.

5.1.1 Software
Low cost real-time simulation is the most attractive feature of VTB-RT. VTB-RT
requires three free software packages: Linux, RTAI, and Comedi (or alternatively
Xenomai), as shown in Figure 5.1.
Linux is a kernel of a computer operating system, which has all the features of
Unix and provides communications between computer applications and hardware, and
system services. VTB-RT uses Linux as a framework to realize file management, virtual
memory, device I/O, and so on. Also, compared with Windows system, Linux is more
suitable because of its advantages such as free, reliable, and stable software. Also, it
provides full access to computer resources.
The Real Time Application Interface (RTAI) is RTAI is a kernel modification
and enhancement package of Linux that creates the necessary real-time tasks and
provides access to the internal 8254 timer chip in the Linux PC. It comes with a set of
functions that support real-time simulation. The Dipartimento di Ingegneria Aerospaziale
– Politecnico di Milano (DIAPM) in 1998, initially developed the RTAI. Like Linux,
RTAI is open software and can be obtained freely from the web [5].
Comedi is also open source software. It is a collection of device drivers for a
variety of common data acquisition plug-in boards. Besides standard Linux kernels,
Comedi can also work with its real-time extension RTAI, so VTB-RT uses Comedi to
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realize communication with the real world. Xenomai drivers can also be used instead
during the VTB-RT platform setup.

Figure 5.1
Structure of VTB-RT

5.1.2

Hardware
The VTB-RT platform can be used to perform hardware-in-the-loop (HIL)

simulations since it provides connection with the real world through data acquisition
cards (DAQ), which communicate with the real-time solver through appropriate device
drivers (Comedi).
The Comedi (or alternatively Xenomai ) software has free device drivers, tools,
and libraries for many data acquisition cards (DAQ cards) from various manufacturers. It
is freely available on the web like Linux and RTAI. The user can download the source
code from Comedi website:http://www.comedi.org [5].

5.1.3

VTB-RT Platform Architecture
A typical VTB-RT platform setup is shown in Figure 5.2, where the Windows

workstation is used to graphically prepare the VTB schematic or system model, the Linux
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computer is used to run the VTB-RT solver in real-time, and the data acquisition board is
used to provide the necessary input/output channels to interface the real-time simulation
with the hardware under test.

Figure 5.2
VTB-RT Platform Setup for HIL Simulation

5.1.4 Operation of VTB-RT
The method to convert a VTB schematic to a VTB-RT application is detailed next.
i) Add real-time clock to the VTB schematic. The RT clock model is called RTAI
and can be found under the RT directory in the VTB Schematic editor.
ii) Go to "Simulation Properties" choosing "Isolated RCSolver + SignalEx" from
VTB Schematic Editor pull-down menus. Disable boxes under the Simulation tab, as
shown in Figure 5.3, and click "OK".
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Figure 5.3
Simulation Properties

iii) Go to “Output Properties” in Isolated RCSolver + SignalEx ( Refer to Figure
5.4) and select “No Simulation Output” in “Output Method”, and “Output All Points” in
“Output Display Mode”, and then click “OK”.

Figure 5.4
Output Properties
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iv) Save the schematic, and send it to the Linux computer. Go to “SSH Secure
File Client”, and then drag the mentioned schematic file (-.vts) a directory in the Linux
computer.
The steps for running VTB-RT in Linux are:
1)

Go to LinuxRelease directory.
>cd /home/VTBRT/LinuxRelease/

2)

Run with desired time (in this case 1000 denotes a time step of 100ms )
>./vtb_run 1000 /home/VTBRT/vtsfiles/Test.vts

Note: After ‘vtb_run’, the time step is shown in microseconds; this needs to be the
same value as the VTB property settings. /home…. is the path of the VTB schematic file
in the Linux computer. More detailed information on how to set the Comedi board,
configure VTB schematics, and check real time modules is discussed in Appendix C.

5.1.5 Test Example
After testing a system in the Windows version of VTB, the schematic is exported
to VTB-RT. Figure 5.5 shows the VTB schematic diagram of a simple test case (RC
circuit) created in the Windows version VTB and exported to VTB-RT. The output of the
VTB-RT model and VTB model are compared in Figure 5.6 and Figure 5.7.
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Figure 5.5
VTB and VTB-RT schematic diagram for HIL platform testing.

Figure 5.6
Voltage across the Capacitor in VTB
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Figure 5.7
Voltage across the Capacitor in VTB-RT

From these results, it can be seen that the output of the VTB-RT matches closely
with the output of the VTB, so the test demonstrates that the VTB-RT platform is
validated with respect to the VTB offline simulation.

5.2

HIL using VTB-RT and dSPACE
In this work, the real-time power system in VTB-RT is connected to the relay

hardware prototype in dSPACE. The relay model gets the current signals from VTB-RT.
In order to make sure the system works well, an open-loop system is realized first. After
that, a closed-loop system is tested.
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5.2.1 Open Loop Simulation
After building a simplified power system model in VTB, hardware-in-the-loop
simulation using dSPACE and VTB-RT is completed without closing the loop. Here, a
new real time fault model is applied to the power system. Figure 5.8 shows the power
system in VTB-RT. Every model of this system is compiled with the real time model.
Then, the system can be run in the real-time version of VTB. Figure 5.9 shows the phase
A currents and phase C currents tested from the real-time test. The outputs of the power
system in VTB are compared with the output from VTB-RT platform. The results show
that the VTB-RT platform is accurate since it reproduces the same results obtained in
non-real-time. Figure 5.9, 5.10 and 5.11 show the comparison between the results
obtained using the VTB and VTB-RT platform, respectively.

Figure 5.8
Power System Model in VTB

After that, the real time power system in VTB-RT is connected to the relay in
dSPACE. The relay model gets the currents signal from VTB-RT. The results are shown
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in Figures.5.12 and 5.13. Figure.5.12 shows the current sent from the VTB-RT platform.
Fig.5.13 shows the magnitude of current A after filter of the relay model in dSPACE.

Figure 5.9
Phase A and Phase C currents of the power system in VTB-RT

Figure 5.10
Phase A from VTB and VTB-RT
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Figure 5.11
Phase C from VTB and VTB-RT

Figure 5.12
Phase A current received by dSPACE model
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Figure 5.13
Magnitude of phase A Current Received by dSPACE Model

5.2.2 Closed-Loop Simulation
The real-time power system in VTB-RT was connected to the relay hardware
prototype in dSPACE. The relay model received the current signals from VTB-RT as
shown in Figure 5.14. The panel in dSPACE is shown in Figure.5.15. Results as seen in
dSPACE ControlDesk are shown in Figures 5.16 and 5.17. Figure 5.16 shows the current
sent from the VTB-RT platform to the dSPACE relay model, while Figure 5.17 shows the
magnitude of current A after the filtering stage in the relay model in dSPACE.
Testing with VTB-RT demonstrates that VTB-RT can be used as an alternative
power system simulator and the proposed the hardware relay model can work with
various real time simulators.
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Figure 5.14
Close loop simulation in VTB-RT

Figure 5.15
Panel for dSPACE relay
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Figure 5.16
Phase A current received by dSPACE model

Figure 5.17
Magnitude of Phase A Current Received by dSPACE Model
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5.3

HIL using NI and dSPACE

5.3.1 NI
National instrument (NI) Labview is a software tool for designing test,
measurement and control system. Labview can be used to interface with real time signals,
data acquisition, analyze data for meaningful information, data logging and condition
monitoring such as SCADA system [23]. National Instruments products are compatible
with LabVIEW graphical programming language[24]. LabVIEW programming language
is user friendly and can be used to develop complex measurement and control
applications very quickly and easily [25].
In this work, the power system model was transferred into the NI PXI controllerNI PXI-8196 controller [26]. A two-bus power system test case is modeled in
Matlab/Simulink (Figure. 3.1). This controller was installed in the system controller slot
of NI PXI-1042Q chassis. NI PXI-8196 is a high performance real time embedded
controller [26].
The two-bus power system in PXI specifications are:
• 13.8 kV AC source
• Fault inception logic, circuit breakers
• Step-down (13.8kV/400V) ∆ -Yg transformer
• Transmission line impedance blocks
• 100 KW load at 400V
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5.3.2 Test of the HIL Platform
In the hardware-in-the-loop platform, the PXI controller worked as a power
system simulator and dSPACE worked as a relay. The structure of the platform is shown
in Figure 5.18. A L-G fault is applied to phase A of the power system in PXI. The trip,
relcose and phase A current detected by dSPACE are shown in Figures 5.19, 5.20 and
5.21. The transient phenomena in the PXI power system are shown in reference [26].

Figure 5.18
HIL using NI Controller [26]
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Figure 5.19
Phase A Currents Received by dSPACE
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Figure 5.20
Trip A Sent from dSPACE
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Figure 5.21
Reclose A Sent from dSPACE
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5.4

Summary
In this chapter, the developed relay prototype in dSPACE was interconnected with

two additional real-time power systems. The first part described the interface with the
VTB-RT system and its application for HIL simulation with the dSPACE prototype. It
described the software and hardware needs to develop this real-time simulator
environment.

The second part of the chapter discusses doing HIL testing with the

National Instruments real-time system.

These two additional sets of tests help

demonstrate on several real-time platforms the interfaces and model validations that
provide the basis for additional rapid prototyping and future HIL experiments. The next
chapter will provide conclusions and suggestions for future work.
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CHAPTER VI
CONCLUSIONS AND FUTURE WORK

6.1

Conclusions
The main goals of this research were to propose a model-based method for design

and implementation of an advanced protection scheme for shipboard power systems
(SPS). The development of elaborate digital protection devices for SPS requires
appropriate tools for modeling, simulation, and testing. Different software and hardware
prototyping tools were used in the present work.
First, an instantaneous overcurrent relay was chosen for model development
because it is considered as the simplest protection scheme and it is a common scheme in
relaying applications. The proposed relay model was tested for fault conditions applied
on a simple power system in different simulators. The instantaneous overcurrent relay
model was developed in both MATLAB/Simulink and VTB for a transmission line
protection application. The comparison between simulation results was done in both
software tools. The simulation results showed very good matches, which verify the
instantaneous overcurrent relay modeling on both software platforms.
After these simulation activities, RSCAD (RTDS software package) was used to
model the entire power system and protection system for comparison purposes. Then, the
power system was modeled using an electromagnetic transient real-time digital
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simulators RTDS. The protective device was downloaded to a dSPACE controller board,
which was interfaced with one of the real-time simulators to perform the corresponding
hardware-in-the-loop (HIL) tests. The results of these HIL tests were then compared to
similar tests using a commercial protective device, the SEL-351-S relay. Different from
the commercial relay, the developed relay model has more flexibility because the relay
settings such as reclose delay and pickup values can be changed online. This feature can
be used to develop an advanced relay model with dynamic pickup values.
Finally, this work realizes the implementation of hardware-in-the-loop simulation
using VTB-RT and NI PXI. Compared to the other real time simulator-RTDS, these are
much less expensive tools. Also, the NI product can be used as a real time power system
simulator in the HIL system. These two additional sets of tests help demonstrate on
several real-time platforms, the interfaces and model validations that provide the basis for
additional rapid prototyping and future HIL experiments.
The main contribution of this work is developing a methodology for designing
and validating an advanced protection scheme for shipboard power systems (SPS)
through initial work with the overcurrent relay. Using this technique, a flexible relay
model was thoroughly modeled in MATLAB/Simulink and then downloaded to a
dSPACE controller board, which was interfaced with three real-time simulators, RTDS,
VTB-RT and NI, to perform the corresponding real time HIL tests. Positive results show
that this model could be applied to these three HIL real-time environments and provide
the foundation to build advanced relay studies.

93

6.2

Future Work
With this model as the foundation, future work activities will look at creating an

adaptive, flexible protection strategy for power systems. The advanced relay model will
be more useful for the shipboard power system, because SPS are subject to more
topological change and reconfiguration.
In the future work, the simulation of a larger power system will be performed in
RTDS with multiple relay models to analysis proposed protection schemes. The relay
model in dSPACE will be able to read topological configurations of the shipboard power
system. Power flow and fault analysis can be performed on the perceived configuration.
The protective system relay can use results of the configuration information, power flow
and fault analysis to determine the setting of the relays in the systems.
The shipboard power system is a tightly coupled system, which can easily lose
security and stability after damage in battle, so it needs a protection system to respond to
the faults as soon as possible. Appropriate tools and models with high communication
and calculation speed are needed within the hardware-in-the-loop simulation; so future
works also includes studying more suitable simulation tools and comparing them.
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APPENDIX A

C++ CODE OF VTB DISCRETE FOURIER TRANSFORM FILTER MODEL
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// Created: Solodovnik
// Friday, December 13 2002, 11:48 AM
// Modified: Yujie Zhang 2007
#pragma warning(disable:4275)
#include "VtbModel.h"
#include "RCSignalExDevice.h"
#include "VtbEnumerations.h"
#include "VtbModelUtilities.h"
#include "SpectrumAnalyzerSignal.h"
#include <cmath>
#include <vector>
using std::string;
using std::complex;
using std::vector;
typedef complex< double > dcomplex;
typedef vector< double > dvector;
VtbModel* __VTBMODEL__CreateInstance()
{
RCSignalExDevice* pDevice = new SpectrumAnalyzerSignal();
return pDevice;
}
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void __VTBMODEL__DestroyInstance(VtbModel* pModel)
{
delete pModel;
}
string __VTBMODEL__GetVersionNumber()
{
#ifdef _DEBUG
return "01.01.00 - Debug Build";
#else
return "01.01.00 - Release Build";
#endif}
SpectrumAnalyzerSignal::SpectrumAnalyzerSignal()
{
SetEntityNames("DFT015","DFT015","SA");
SetEntityComment("DFT015");
//Adding signal ports
AddLayer();
AddSignalPort("Input",D_INPUT,V_REAL);
AddSignalPort("Output 1",D_OUTPUT,V_REAL);
AddSignalPort("Output 2",D_OUTPUT,V_REAL);
//AddSignalPort("Output 3",D_OUTPUT,V_REAL);
UpdateParameters();
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pi = 3.141592654;
}
bool SpectrumAnalyzerSignal::UpdateParameters()
{
return true;
}
SpectrumAnalyzerSignal::~SpectrumAnalyzerSignal()
{
}
const std::string SpectrumAnalyzerSignal::GetVectorIcon()
{
string icon =
"VI3 0\n"
"BEGIN\n"
"RECT \"Rect0\" 14 [-8 -16 8 8 0 0 12632256 12632256 12632256
12632256 1 1 0 12632256]\n"
"RECT \"Rect1\" 14 [-7 -5 7 7 0 -16777216 12632256 12632256
12632256 12632256 1 1 0 16777215]\n"
"LINESTRIP \"Line0\" 22 [9 -6 -2 -3 -2 -2 5 -1 -2 -1 -2 1 -2 2 1 3 -2 5 -2
37632 3 0]\n"
"LINESTRIP \"Line1\" 10 [3 -16 0 -8 0 -8 0 0 1 0]\n"
"LINESTRIP \"Line2\" 8 [2 8 0 16 0 0 1 0]\n"
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"PORT \"Port0\" 6 [-16 0 0 1 0 0]\n"
"PORT \"Port1\" 6 [16 0 1 1 0 180]\n"
"PORT \"Port2\" 6 [17 -8 1 1 0 180]\n"
"LINESTRIP \"Line3\" 8 [2 8 -8 16 -8 0 1 0]\n"
"END\n"
"\n";
return icon;
}
bool SpectrumAnalyzerSignal::Init()
{
return true;
}
bool SpectrumAnalyzerSignal::ReInit()
{
return Init();
}
bool SpectrumAnalyzerSignal::SignalStep()
{
double dVol;
double tnow;
int i,npoints,nFreqPoints,x,y;
double *ctemp;
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double *xk;
double dSpectrum,theta,dFreq;
double real,imag;
real=0;
imag=0;
x=0;
y=0;
h = GetTimeStep();
dVol = GetInputDoubleValue(0);
data.push_back(dVol);
if(data.size()>128)
{
data.erase(data.begin());
}
npoints = data.size();
nFreqPoints = npoints / 2;
ctemp = new double [npoints];
xk = new double [npoints];
for(i=0;i<npoints;i++)
ctemp[i] = data[i];
//

for (k=1; k<=1;k++)

// k=1, get the fundamental value.

for (i=0;i<=npoints-1;i++)
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{
//

int num=pow(2,i);
theta=i*(-(1*2*pi*1)/npoints); //k=1
//theta=i*(-(1*2*pi*60)*h);
x=cos(theta);

// real part

y=sin(theta);

// imag part

real+=(x*ctemp[i]);
imag+=(y*ctemp[i]);
}
dSpectrum=sqrt(real*real+imag*imag);
dFreq=atan(imag/real)*180/pi;
tnow=GetCurrentSimulationTime();
if (tnow<0.016667)
{SetOutputValue(0,0);}
else
{SetOutputValue(0,dSpectrum);
SetOutputValue(1,dFreq);
}
delete [] ctemp;
iNp++;
return true;
}
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bool SpectrumAnalyzerSignal::ExtractViewables()
{
return true;
}
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APPENDIX B

VTB-RT CONFIGURATION STEPS
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1) Checking comedi boards:
First try lspci to see a list of PCI devices inserted in your computer:
>lspci-v
You should see one or two National Instrument boards listed. For example:
01:08.0 Class ff00: National Instruments PCI-MIO-16E-1 (NI-PC16070E)
01:09.0 Class ff00: National Instruments PCI-6722
Once you know that the computer recognizes your PCI boards, you can check if
the comedi driver has been configured for your board:
>cat /proc/comedi
You should see your boards listed with a comedi device ID:
0: ni_pcimio pci-6733 11
1: ni_pcimio pci-mio-16e-1 11
Note: If you see no devices, then you need to configure your devices with comedi_config:
For the first device
>comedi_config /dev/comedi0 ni_pcimio
For the second device
>comedi_config /dev/comedi1 ni_pcimio
and so on.
To reconfigure, delete configuration with;
Comedi_config –r /dev/comedio ni_pcimo
For each device(0, 1)
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You can check comedi ranges by using the board info program located in the
“/usr/src/comedilib/demo/”
Directory:
>./board_info
2) Changing VTB to VTBRT
At first, you need to add the real time clock to the VTB circuit. The clock is under
RTAI directory in VTB Schematic editor.

Go to Simulation Properties in Isolated RCSolver + SignalEx (below picture).
Disable boxes as a picture below, and click, OK.

Go to Output Properties in Isolated RCSolver + SignalEx (look below picture).
Select No Simulation Output in Output Method, and Output All Points in Output Display
Mode, and then click OK.

108

After that, save the file, and send it in Linux computer.
Go to SSH Secure File Client, and then drag the file you just saved it to a
directory in your Linux computer.

3) Checking Real-time modules:

Before running VTB-RT, the real time modules should be loaded. To check this ,
run lsmod:
>lsmode
and you should see three xenomai modules:xeno_native, xeno_nucleus, xeno_hao
or rtai_fifos, rati_up, rati_hal
If the modules are not loaded you can load them by using:
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>insmod /usr/realtime/modules/rtai_fifos
> insmod /usr/realtime/modules/rtai_up
> insmod /usr/realtime/modules/rtai_hal
If the following message appears after running:
Starting solver…
Initialize OutputIf any RT clock is missed, there will be some “Missed Interrupt”
messages displayed..
Error opening /dev/rtfo
>./create_rtf
4) For running VTB-RT in Linux
Go to LinuxRelease directory.
>cd /home/VTBRT/LinuxRelease/
Run with time step you’d like your circuit to run.
>./vtb_run 1000 /home/VTBRT/vtsfiles/Test.vts
(After vtb_run is the time step in micro seconds; this needs to be the same value
as your circuit in VTB. /home…. is the directory and a name of your circuit in VTB).
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